Home
last modified time | relevance | path

Searched refs:SSCG_PLL_FEEDBACK_DIV_F2_MASK (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/imx8m/
H A Dclock.c230 divf2 = (pll_cfg2 & SSCG_PLL_FEEDBACK_DIV_F2_MASK) >> in decode_sscg_pll()
588 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
600 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
612 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
624 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dclock.h573 #define SSCG_PLL_FEEDBACK_DIV_F2_MASK (0x3f << 7) macro
576 SSCG_PLL_FEEDBACK_DIV_F2_MASK)