Home
last modified time | relevance | path

Searched refs:SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_1_sh_mask.h295 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT … macro
H A Dgc_9_0_sh_mask.h3208 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT … macro
H A Dgc_9_1_sh_mask.h3056 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h3510 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h26721 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h14072 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT 0x10 macro
H A Dgfx_8_1_sh_mask.h14470 #define SQ_EDC_SEC_CNT__VGPR_SEC__SHIFT 0x10 macro