Home
last modified time | relevance | path

Searched refs:SQ_EDC_SEC_CNT__VGPR_SEC_MASK (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_1_sh_mask.h298 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK … macro
H A Dgc_9_0_sh_mask.h3211 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK … macro
H A Dgc_9_1_sh_mask.h3059 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK … macro
H A Dgc_9_4_3_sh_mask.h3513 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK … macro
H A Dgc_9_4_2_sh_mask.h26724 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h14071 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK 0xff0000 macro
H A Dgfx_8_1_sh_mask.h14469 #define SQ_EDC_SEC_CNT__VGPR_SEC_MASK 0xff0000 macro