Home
last modified time | relevance | path

Searched refs:SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h3789 #define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h3502 #define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT … macro
H A Dgc_9_1_sh_mask.h3637 #define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h4097 #define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h27300 #define SQC_DCACHE_UTCL1_CNTL2__PERF_EVENT_RD_WR__SHIFT … macro