Home
last modified time | relevance | path

Searched refs:SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h3745 #define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h3459 #define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT … macro
H A Dgc_9_1_sh_mask.h3593 #define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h4051 #define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h27256 #define SQC_DCACHE_UTCL1_CNTL1__FORCE_4K_L2_RESP__SHIFT … macro