Home
last modified time | relevance | path

Searched refs:SERDES6G (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dlan966x-pcb8290.dts120 phys = <&serdes 0 SERDES6G(1)>;
128 phys = <&serdes 1 SERDES6G(1)>;
136 phys = <&serdes 2 SERDES6G(1)>;
144 phys = <&serdes 3 SERDES6G(1)>;
152 phys = <&serdes 4 SERDES6G(2)>;
160 phys = <&serdes 5 SERDES6G(2)>;
168 phys = <&serdes 6 SERDES6G(2)>;
176 phys = <&serdes 7 SERDES6G(2)>;
H A Dlan966x-kontron-kswitch-d10-mmt-8g.dts28 phys = <&serdes 2 SERDES6G(0)>;
36 phys = <&serdes 3 SERDES6G(1)>;
H A Dlan966x-kontron-kswitch-d10-mmt.dtsi169 phys = <&serdes 4 SERDES6G(2)>;
176 phys = <&serdes 5 SERDES6G(2)>;
183 phys = <&serdes 6 SERDES6G(2)>;
190 phys = <&serdes 7 SERDES6G(2)>;
H A Dlan966x-kontron-kswitch-d10-mmt-6g-2gs.dts81 phys = <&serdes 2 SERDES6G(0)>;
89 phys = <&serdes 3 SERDES6G(1)>;
H A Dlan966x-pcb8309.dts196 phys = <&serdes 2 SERDES6G(0)>;
204 phys = <&serdes 3 SERDES6G(1)>;
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dmicrochip,lan966x-serdes.yaml14 3 SERDES6G and 2 RGMII interfaces. Two of the SERDES6G support QSGMII.
20 following macros are defined CU(X), SERDES6G(X), RGMII(X). Where X is a
22 CU(1) means use interface copper transceivers 1. SERDES6G(2) means use
H A Dmscc,vsc7514-serdes.yaml23 half/full-duplex and 1000Mbps in full-duplex mode while SERDES6G supports
26 Also, SERDES6G number (aka "macro") 0 is the only interface supporting
H A Dmicrochip,sparx5-serdes.yaml29 SERDES6G:
31 The SERDES6G is a high-speed SERDES interface, which can operate at
/openbmc/linux/drivers/phy/microchip/
H A Dlan966x_serdes.c69 SERDES_MUX_QSGMII(SERDES6G(1), 0, HSIO_HW_CFG_QSGMII_ENA,
71 SERDES_MUX_QSGMII(SERDES6G(1), 1, HSIO_HW_CFG_QSGMII_ENA,
73 SERDES_MUX_QSGMII(SERDES6G(1), 2, HSIO_HW_CFG_QSGMII_ENA,
75 SERDES_MUX_QSGMII(SERDES6G(1), 3, HSIO_HW_CFG_QSGMII_ENA,
78 SERDES_MUX_QSGMII(SERDES6G(2), 4, HSIO_HW_CFG_QSGMII_ENA,
80 SERDES_MUX_QSGMII(SERDES6G(2), 5, HSIO_HW_CFG_QSGMII_ENA,
82 SERDES_MUX_QSGMII(SERDES6G(2), 6, HSIO_HW_CFG_QSGMII_ENA,
84 SERDES_MUX_QSGMII(SERDES6G(2), 7, HSIO_HW_CFG_QSGMII_ENA,
92 SERDES_MUX_SGMII(SERDES6G(0), 0, HSIO_HW_CFG_SD6G_0_CFG, 0),
94 SERDES_MUX_SGMII(SERDES6G(0), 2, HSIO_HW_CFG_SD6G_0_CFG,
[all …]
/openbmc/linux/include/dt-bindings/phy/
H A Dphy-ocelot-serdes.h8 #define SERDES6G(x) (SERDES1G_MAX + 1 + (x)) macro
9 #define SERDES6G_MAX SERDES6G(2)
H A Dphy-lan966x-serdes.h8 #define SERDES6G(x) (CU_MAX + 1 + (x)) macro
9 #define SERDES6G_MAX SERDES6G(3)
/openbmc/linux/drivers/phy/mscc/
H A Dphy-ocelot-serdes.c382 SERDES_MUX_QSGMII(SERDES6G(0), 4, HSIO_HW_CFG_QSGMII_ENA,
384 SERDES_MUX_QSGMII(SERDES6G(0), 5, HSIO_HW_CFG_QSGMII_ENA,
386 SERDES_MUX_QSGMII(SERDES6G(0), 6, HSIO_HW_CFG_QSGMII_ENA,
388 SERDES_MUX_SGMII(SERDES6G(0), 7, HSIO_HW_CFG_QSGMII_ENA, 0),
389 SERDES_MUX_QSGMII(SERDES6G(0), 7, HSIO_HW_CFG_QSGMII_ENA,
391 SERDES_MUX_SGMII(SERDES6G(1), 8, 0, 0),
392 SERDES_MUX_SGMII(SERDES6G(2), 10, HSIO_HW_CFG_PCIE_ENA |
394 SERDES_MUX(SERDES6G(2), 10, PHY_MODE_PCIE, 0, HSIO_HW_CFG_PCIE_ENA,
462 if (idx != SERDES6G(0) && macro->port >= 0) in serdes_simple_xlate()