Home
last modified time | relevance | path

Searched refs:SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_SET (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsdram_gen5.h412 #define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_SET(x) \ macro
/openbmc/u-boot/drivers/ddr/altera/
H A Dsequencer.c3634 reg |= SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_ACDELAYEN_SET(2); in initialize_hps_phy()