Home
last modified time | relevance | path

Searched refs:SDR_CTRLGRP_DRAMTIMING1_TAL_LSB (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dwrap_sdram_config.c37 SDR_CTRLGRP_DRAMTIMING1_TAL_LSB) |
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsdram_gen5.h247 #define SDR_CTRLGRP_DRAMTIMING1_TAL_LSB 4 macro