Home
last modified time | relevance | path

Searched refs:SDMA1_PHASE1_QUANTUM__PREFER__SHIFT (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h599 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT 0x1e macro
H A Dsdma1_4_2_2_sh_mask.h603 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT … macro
H A Dsdma1_4_2_sh_mask.h599 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_sh_mask.h1710 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT 0x1e macro
H A Doss_2_0_sh_mask.h1540 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT 0x1e macro
H A Doss_3_0_1_sh_mask.h2230 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT 0x1e macro
H A Doss_3_0_sh_mask.h2534 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT 0x1e macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h3108 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h3085 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h3194 #define SDMA1_PHASE1_QUANTUM__PREFER__SHIFT … macro