Home
last modified time | relevance | path

Searched refs:SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h1232 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK 0xFFFFFFFFL macro
H A Dsdma1_4_2_2_sh_mask.h1244 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK … macro
H A Dsdma1_4_2_sh_mask.h1236 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_3_0_1_sh_mask.h2767 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK 0xffffffff macro
H A Doss_3_0_sh_mask.h2887 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK 0xffffffff macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h3834 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h3790 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK … macro
H A Dgc_10_3_0_sh_mask.h3947 #define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK … macro