Home
last modified time | relevance | path

Searched refs:SCG_DDRCCR_DDRDIV_SHIFT (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/include/asm/arch-mx7ulp/
H A Dscg.h34 #define SCG_DDRCCR_DDRDIV_SHIFT (0) macro
35 #define SCG_DDRCCR_DDRDIV_MASK ((0x7UL) << SCG_DDRCCR_DDRDIV_SHIFT)
/openbmc/u-boot/arch/arm/mach-imx/mx7ulp/
H A Dscg.c335 div = (reg & SCG_DDRCCR_DDRDIV_MASK) >> SCG_DDRCCR_DDRDIV_SHIFT; in scg_ddr_get_rate()
908 #define SCG1_DDRCCR_DDRDIV_NUM ((0x1) << SCG_DDRCCR_DDRDIV_SHIFT)
910 #define SCG1_DDRCCR_DDRDIV_LF_NUM ((0x2) << SCG_DDRCCR_DDRDIV_SHIFT)