Home
last modified time | relevance | path

Searched refs:SATA_PLL_CFG0_SATA_SEQ_PADPLL_PD_INPUT_VALUE (Results 1 – 1 of 1) sorted by relevance

/openbmc/linux/drivers/clk/tegra/
H A Dclk-tegra210.c185 #define SATA_PLL_CFG0_SATA_SEQ_PADPLL_PD_INPUT_VALUE BIT(7) macro
597 val |= SATA_PLL_CFG0_SATA_SEQ_PADPLL_PD_INPUT_VALUE; in tegra210_set_sata_pll_seq_sw()
602 val &= ~SATA_PLL_CFG0_SATA_SEQ_PADPLL_PD_INPUT_VALUE; in tegra210_set_sata_pll_seq_sw()