Searched refs:S1DREG_SDRAM_TC0 (Results 1 – 2 of 2) sorted by relevance
40 #define S1DREG_SDRAM_TC0 0x002A /* SDRAM Timing Control Register 0 */ macro
53 { S1DREG_SDRAM_TC0, 0x00 },