Home
last modified time | relevance | path

Searched refs:RX1 (Results 1 – 23 of 23) sorted by relevance

/openbmc/linux/arch/x86/crypto/
H A Dblowfish-x86_64-asm_64.S25 #define RX1 %rbx macro
187 xorq RKEY, RX1; \
202 F4(RX1); \
207 F4(RX1); \
223 F4(RX1); \
228 F4(RX1); \
237 movq 8(RIO), RX1; \
238 rorq $32, RX1; \
239 bswapq RX1; \
253 bswapq RX1; \
[all …]
H A Dsm4-aesni-avx2-asm_64.S24 #define RX1 %ymm1 macro
186 vmovdqa RX0, RX1; \
192 vpxor r1, RX1, RX1; \
193 vpxor r2, RX1, RX1; \
194 vpxor r3, RX1, RX1; /* r1 ^ r2 ^ r3 ^ rk */ \
198 transform_pre(RX1, RTMP4, RTMP1, MASK_4BIT, RTMP0); \
200 vextracti128 $1, RX1, RTMP0x; \
207 vinserti128 $1, RTMP0x, RX1, RX1; \
209 transform_post(RX1, RTMP2, RTMP3, MASK_4BIT, RTMP0); \
214 vpshufb RTMP4, RX1, RTMP2; \
[all …]
H A Dsm4-aesni-avx-asm_64.S23 #define RX1 %xmm1 macro
280 vmovdqa RX0, RX1; \
286 vpxor r1, RX1, RX1; \
287 vpxor r2, RX1, RX1; \
288 vpxor r3, RX1, RX1; /* r1 ^ r2 ^ r3 ^ rk */ \
292 transform_pre(RX1, RTMP4, RTMP1, MASK_4BIT, RTMP0); \
295 vaesenclast MASK_4BIT, RX1, RX1; \
297 transform_post(RX1, RTMP2, RTMP3, MASK_4BIT, RTMP0); \
302 vpshufb RTMP4, RX1, RTMP2; \
307 vpshufb RTMP4, RX1, RTMP3; \
[all …]
H A Dtwofish-avx-x86_64-asm_64.S50 #define RX1 %xmm10 macro
175 round_head_2(a, b, RX0, RY0, RX1, RY1); \
178 encround_tail(a ## 2, b ## 2, c ## 2, d ## 2, RX1, RY1, prerotate);
183 round_head_2(a, b, RX0, RY0, RX1, RY1); \
186 decround_tail(a ## 2, b ## 2, c ## 2, d ## 2, RX1, RY1, prerotate);
H A Dtwofish-x86_64-asm_64-3way.S54 #define RX1 %r9 macro
147 enc_round_end(ab ## 1, RX1, RY1, n); \
154 dec_round_end(ba ## 1, RX1, RY1, n); \
/openbmc/linux/arch/arm64/crypto/
H A Dsm4-neon-core.S27 #define RX1 v13 macro
165 mov RX1.16b, RX0.16b; \
168 eor RX1.16b, RX1.16b, t1.16b; \
170 eor RX1.16b, RX1.16b, RTMP1.16b; \
175 tbl RTMP1.16b, {v16.16b-v19.16b}, RX1.16b; \
177 sub RX1.16b, RX1.16b, RTMP3.16b; \
179 tbx RTMP1.16b, {v20.16b-v23.16b}, RX1.16b; \
181 sub RX1.16b, RX1.16b, RTMP3.16b; \
185 sub RX1.16b, RX1.16b, RTMP3.16b; \
200 eor RX1.16b, RX1.16b, RTMP1.16b; \
[all …]
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Donnn,nb7vpq904m.yaml61 - 3 is RX1 lane
75 - Port D to RX1 lane
83 - Port A to RX1 lane
/openbmc/linux/sound/soc/tegra/
H A Dtegra210_ahub.c136 DAI(AMX1 RX1),
141 DAI(AMX2 RX1),
158 DAI(MIXER1 RX1),
231 DAI(AMX1 RX1),
236 DAI(AMX2 RX1),
241 DAI(AMX3 RX1),
246 DAI(AMX4 RX1),
273 DAI(MIXER1 RX1),
289 DAI(ASRC1 RX1),
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,gcc-sc8280xp.yaml39 - description: Primary USB4 RX1 clock
47 - description: Secondary USB4 RX1 clock
/openbmc/linux/Documentation/devicetree/bindings/firmware/
H A Dfsl,scu.yaml73 - description: RX1 MU channel
82 - description: RX1 MU channel
/openbmc/linux/arch/powerpc/boot/dts/
H A Deiger.dts139 /*COAL RX1*/ 0x1d 0x2
H A Dredwood.dts135 /*COAL RX1*/ 0x1d 0x2
/openbmc/linux/drivers/pinctrl/renesas/
H A Dpfc-r8a779f0.c137 #define IP1SR0_19_16 FM(MSIOF0_RXD) FM(HRX3) FM(RX1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(…
391 PINMUX_IPSR_GPSR(IP1SR0_19_16, RX1),
H A Dpfc-r8a77990.c186 #define GPSR5_5 F_(RX1, IP11_31_28)
313 #define IP11_31_28 FM(RX1) FM(HRX2_B) FM(SSI_SCK9_B) FM(AUDIO_CLKOUT1_B) F_(0, 0) F_(0, 0) F_(…
1124 PINMUX_IPSR_GPSR(IP11_31_28, RX1),
H A Dpfc-r8a7792.c464 PINMUX_SINGLE(RX1),
H A Dpfc-r8a779g0.c295 #define IP1SR0_31_28 FM(MSIOF2_SYNC) FM(HRX1) FM(RX1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0,…
762 PINMUX_IPSR_GPSR(IP1SR0_31_28, RX1),
H A Dpfc-r8a7779.c793 PINMUX_IPSR_MSEL(IP2_3_0, RX1, SEL_SCIF1_0),
H A Dpfc-r8a7790.c1623 PINMUX_IPSR_MSEL(IP14_21_19, RX1, SEL_SCIF1_0),
H A Dpfc-r8a7791.c946 PINMUX_IPSR_MSEL(IP2_18_16, RX1, SEL_SCIF1_0),
/openbmc/u-boot/drivers/pinctrl/renesas/
H A Dpfc-r8a77990.c161 #define GPSR5_5 F_(RX1, IP11_31_28)
288 #define IP11_31_28 FM(RX1) FM(HRX2_B) FM(SSI_SCK9_B) FM(AUDIO_CLKOUT1_B) F_(0, 0) F_(0, 0) F_(…
1094 PINMUX_IPSR_GPSR(IP11_31_28, RX1),
H A Dpfc-r8a7792.c457 PINMUX_SINGLE(RX1),
H A Dpfc-r8a7790.c1617 PINMUX_IPSR_MSEL(IP14_21_19, RX1, SEL_SCIF1_0),
H A Dpfc-r8a7791.c921 PINMUX_IPSR_MSEL(IP2_18_16, RX1, SEL_SCIF1_0),