Home
last modified time | relevance | path

Searched refs:RISCV_IOMMU_PQCSR_PIE (Results 1 – 4 of 4) sorted by relevance

/openbmc/qemu/tests/qtest/libqos/
H A Driscv-iommu.h59 #define RISCV_IOMMU_PQCSR_PIE RISCV_IOMMU_QUEUE_INTR_ENABLE macro
/openbmc/qemu/tests/qtest/
H A Driscv-iommu-test.c78 g_assert_cmpuint(reg & RISCV_IOMMU_PQCSR_PIE, ==, 0); in test_reg_reset()
/openbmc/qemu/hw/riscv/
H A Driscv-iommu-bits.h168 #define RISCV_IOMMU_PQCSR_PIE RISCV_IOMMU_QUEUE_INTR_ENABLE macro
H A Driscv-iommu.c181 if (ctrl & RISCV_IOMMU_PQCSR_PIE) { in riscv_iommu_pri()
1890 if (pqcsr & RISCV_IOMMU_PQCSR_PIE && in riscv_iommu_update_ipsr()