Home
last modified time | relevance | path

Searched refs:RISCV_IOMMU_MSI_PTE_MRIF_ADDR (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Driscv-iommu-bits.h411 #define RISCV_IOMMU_MSI_PTE_MRIF_ADDR GENMASK_ULL(53, 7) macro
H A Driscv-iommu.c624 addr = get_field(pte[0], RISCV_IOMMU_MSI_PTE_MRIF_ADDR) << 9; in riscv_iommu_msi_write()