Home
last modified time | relevance | path

Searched refs:RISCV_IOMMU_IPSR_PIP (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Driscv-iommu-bits.h178 #define RISCV_IOMMU_IPSR_PIP BIT(3) macro
H A Driscv-iommu.c1887 if (data & RISCV_IOMMU_IPSR_PIP) { in riscv_iommu_update_ipsr()
1893 ipsr_set |= RISCV_IOMMU_IPSR_PIP; in riscv_iommu_update_ipsr()
1895 ipsr_clr |= RISCV_IOMMU_IPSR_PIP; in riscv_iommu_update_ipsr()
1898 ipsr_clr |= RISCV_IOMMU_IPSR_PIP; in riscv_iommu_update_ipsr()