Home
last modified time | relevance | path

Searched refs:RISCV_IOMMU_IPSR_CIP (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Driscv-iommu-bits.h176 #define RISCV_IOMMU_IPSR_CIP BIT(0) macro
H A Driscv-iommu.c1857 if (data & RISCV_IOMMU_IPSR_CIP) { in riscv_iommu_update_ipsr()
1865 ipsr_set |= RISCV_IOMMU_IPSR_CIP; in riscv_iommu_update_ipsr()
1867 ipsr_clr |= RISCV_IOMMU_IPSR_CIP; in riscv_iommu_update_ipsr()
1870 ipsr_clr |= RISCV_IOMMU_IPSR_CIP; in riscv_iommu_update_ipsr()