Home
last modified time | relevance | path

Searched refs:REG_READ_DATA_READY_DELAYS_ADDR (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_read_leveling.c151 reg_read(REG_READ_DATA_READY_DELAYS_ADDR) & in ddr3_read_leveling_hw()
227 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_read_leveling_sw()
239 reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg); in ddr3_read_leveling_sw()
666 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_read_leveling_single_cs_rl_mode()
671 reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg); in ddr3_read_leveling_single_cs_rl_mode()
722 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_read_leveling_single_cs_rl_mode()
726 reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg); in ddr3_read_leveling_single_cs_rl_mode()
1068 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_read_leveling_single_cs_window_mode()
1073 reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg); in ddr3_read_leveling_single_cs_window_mode()
1195 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_read_leveling_single_cs_window_mode()
[all …]
H A Dddr3_dfs.c714 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_dfs_high_2_low()
718 dfs_reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg); in ddr3_dfs_high_2_low()
1515 reg = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_dfs_low_2_high()
1520 dfs_reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg); in ddr3_dfs_low_2_high()
H A Dddr3_axp.h202 #define REG_READ_DATA_READY_DELAYS_ADDR 0x153C macro
H A Dddr3_hw_training.c768 *sdram_offset = reg_read(REG_READ_DATA_READY_DELAYS_ADDR); in ddr3_save_training()
857 reg_write(REG_READ_DATA_READY_DELAYS_ADDR, val); /* reg 0x153c */ in ddr3_read_training_results()
H A Dddr3_init.c113 debug_print_reg(REG_READ_DATA_READY_DELAYS_ADDR); in print_dunit_setup()
H A Dddr3_spd.c1053 reg_write(REG_READ_DATA_READY_DELAYS_ADDR, reg);