Searched refs:REG_DSI_28nm_PHY_PLL_GLB_CFG (Results 1 – 2 of 2) sorted by relevance
/openbmc/linux/drivers/gpu/drm/msm/dsi/phy/ |
H A D | dsi_phy_28nm.c | 306 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 1); in _dsi_pll_28nm_vco_prepare_hpm() 309 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 200); in _dsi_pll_28nm_vco_prepare_hpm() 312 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 500); in _dsi_pll_28nm_vco_prepare_hpm() 315 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 600); in _dsi_pll_28nm_vco_prepare_hpm() 336 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 1); in _dsi_pll_28nm_vco_prepare_hpm() 402 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 200); in dsi_pll_28nm_vco_prepare_8226() 405 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 200); in dsi_pll_28nm_vco_prepare_8226() 409 dsi_phy_write_udelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 600); in dsi_pll_28nm_vco_prepare_8226() 472 dsi_phy_write_ndelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 500); in dsi_pll_28nm_vco_prepare_lp() 475 dsi_phy_write_ndelay(base + REG_DSI_28nm_PHY_PLL_GLB_CFG, val, 500); in dsi_pll_28nm_vco_prepare_lp() [all …]
|
/openbmc/linux/drivers/gpu/drm/msm/dsi/ |
H A D | dsi_phy_28nm.xml.h | 254 #define REG_DSI_28nm_PHY_PLL_GLB_CFG 0x00000020 macro
|