Searched refs:REG_CLK_PLL0CTL0 (Results 1 – 1 of 1) sorted by relevance
40 #define REG_CLK_PLL0CTL0 0x60 macro502 hws[HXT], clk_base + REG_CLK_PLL0CTL0); in ma35d1_clocks_probe()