Home
last modified time | relevance | path

Searched refs:RCC_PLL1DIVR_DIVR1_SHIFT (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/drivers/clk/
H A Dclk_stm32h7.c55 #define RCC_PLL1DIVR_DIVR1_SHIFT 24 macro
397 pll1divr |= (sys_pll_psc.divr - 1) << RCC_PLL1DIVR_DIVR1_SHIFT; in configure_clocks()
539 divr1 = (divr1 >> RCC_PLL1DIVR_DIVR1_SHIFT) + 1; in stm32_get_PLL1_rate()
542 fracn1 = fracn1 & RCC_PLL1DIVR_DIVR1_SHIFT; in stm32_get_PLL1_rate()