Home
last modified time | relevance | path

Searched refs:RCC_PLL1DIVR_DIVP1_SHIFT (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/drivers/clk/
H A Dclk_stm32h7.c49 #define RCC_PLL1DIVR_DIVP1_SHIFT 9 macro
399 pll1divr |= (sys_pll_psc.divp - 1) << RCC_PLL1DIVR_DIVP1_SHIFT; in configure_clocks()
533 divp1 = (divp1 >> RCC_PLL1DIVR_DIVP1_SHIFT) + 1; in stm32_get_PLL1_rate()