Home
last modified time | relevance | path

Searched refs:R8A7790_CLK_DDR (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/include/dt-bindings/clock/
H A Dr8a7790-cpg-mssr.h31 #define R8A7790_CLK_DDR 19 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dr8a7790-cpg-mssr.h35 #define R8A7790_CLK_DDR 19 macro
/openbmc/u-boot/drivers/clk/renesas/
H A Dr8a7790-cpg-mssr.c79 DEF_FIXED("ddr", R8A7790_CLK_DDR, CLK_PLL3, 8, 1),
/openbmc/linux/drivers/clk/renesas/
H A Dr8a7790-cpg-mssr.c77 DEF_FIXED("ddr", R8A7790_CLK_DDR, CLK_PLL3, 8, 1),