Home
last modified time | relevance | path

Searched refs:PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/smuio/
H A Dsmuio_13_0_3_sh_mask.h105 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK … macro
H A Dsmuio_11_0_0_sh_mask.h1076 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK … macro
H A Dsmuio_13_0_2_sh_mask.h1134 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK … macro
H A Dsmuio_13_0_6_sh_mask.h100 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_3_sh_mask.h5667 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK 0x1ffffff macro
H A Dsmu_7_1_2_sh_mask.h5557 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_COUNT_MASK 0x1ffffff macro