Home
last modified time | relevance | path

Searched refs:PPLL_FREQ_CTRL0__reg_tmg_fcw0_int_MASK (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_sh_mask.h18366 #define PPLL_FREQ_CTRL0__reg_tmg_fcw0_int_MASK 0x1ff0000 macro
H A Ddce_12_0_sh_mask.h362 #define PPLL_FREQ_CTRL0__reg_tmg_fcw0_int_MASK macro