Home
last modified time | relevance | path

Searched refs:PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h8440 #define PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT 0x0000001a macro
H A Ddce_8_0_sh_mask.h2146 #define PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT 0x1a macro
H A Ddce_10_0_sh_mask.h11700 #define PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT 0x1a macro
H A Ddce_11_0_sh_mask.h11512 #define PLL_VREG_CNTL__PLL_VREF_SEL__SHIFT 0x1a macro