Home
last modified time | relevance | path

Searched refs:PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h8398 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0x0000000f macro
H A Ddce_8_0_sh_mask.h2042 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf macro
H A Ddce_10_0_sh_mask.h11594 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf macro
H A Ddce_11_0_sh_mask.h11406 #define PLL_POST_DIV__PLL_POST_DIV1P5_DPREFCLK__SHIFT 0xf macro