Home
last modified time | relevance | path

Searched refs:PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h8340 #define PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT 0x00000018 macro
H A Ddce_8_0_sh_mask.h2120 #define PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT 0x18 macro
H A Ddce_10_0_sh_mask.h11680 #define PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT 0x18 macro
H A Ddce_11_0_sh_mask.h11492 #define PLL_CNTL__PLL_TIMING_MODE_STATUS__SHIFT 0x18 macro