Home
last modified time | relevance | path

Searched refs:PLL1RGE_4_8_MHZ (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/drivers/clk/
H A Dclk_stm32h7.c64 #define PLL1RGE_4_8_MHZ 2 macro
403 pllcfgr |= PLL1RGE_4_8_MHZ << RCC_PLLCFGR_PLL1RGE_SHIFT; in configure_clocks()