Home
last modified time | relevance | path

Searched refs:PHY_SetBBReg (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/staging/rtl8723bs/hal/
H A DHalPhyRf_8723B.c421 PHY_SetBBReg(pDM_Odm->Adapter, 0x764, bMaskDWord, 0x00000800); in phy_PathA_IQK_8723B()
434 PHY_SetBBReg(pDM_Odm->Adapter, 0x764, bMaskDWord, 0x00001800); in phy_PathA_IQK_8723B()
522 PHY_SetBBReg(pDM_Odm->Adapter, 0x764, bMaskDWord, 0x00000800); in phy_PathA_RxIQK8723B()
535 PHY_SetBBReg(pDM_Odm->Adapter, 0x764, bMaskDWord, 0x00001800); in phy_PathA_RxIQK8723B()
563 PHY_SetBBReg(pDM_Odm->Adapter, rTx_IQK, bMaskDWord, u4tmp); in phy_PathA_RxIQK8723B()
842 PHY_SetBBReg(pDM_Odm->Adapter, rTx_IQK, bMaskDWord, u4tmp); in phy_PathB_RxIQK8723B()
1479 PHY_SetBBReg(pDM_Odm->Adapter, rFPGA0_IQK, bMaskH3Bytes, 0); in phy_IQCalibrate_8723B()
1496 PHY_SetBBReg(pDM_Odm->Adapter, 0xc50, bMaskByte0, 0x50); in phy_IQCalibrate_8723B()
1499 PHY_SetBBReg(pDM_Odm->Adapter, 0xc58, bMaskByte0, 0x50); in phy_IQCalibrate_8723B()
1638 PHY_SetBBReg(pDM_Odm->Adapter, offset, bMaskDWord, data); in PHY_IQCalibrate_8723B()
[all …]
H A Dodm_DynamicBBPowerSaving.c65 PHY_SetBBReg(pDM_Odm->Adapter, 0x874, 0x1C0000, 0x2); /* Reg874[20:18]=3'b010 */ in ODM_RF_Saving()
66 PHY_SetBBReg(pDM_Odm->Adapter, 0xc70, BIT3, 0); /* RegC70[3]= 1'b0 */ in ODM_RF_Saving()
68 PHY_SetBBReg(pDM_Odm->Adapter, 0x874, 0xC000, 0x2); /* Reg874[15:14]=2'b10 */ in ODM_RF_Saving()
69 PHY_SetBBReg(pDM_Odm->Adapter, 0xa74, 0xF000, 0x3); /* RegA75[7:4]= 0x3 */ in ODM_RF_Saving()
70 PHY_SetBBReg(pDM_Odm->Adapter, 0x818, BIT28, 0x0); /* Reg818[28]= 1'b0 */ in ODM_RF_Saving()
71 PHY_SetBBReg(pDM_Odm->Adapter, 0x818, BIT28, 0x1); /* Reg818[28]= 1'b1 */ in ODM_RF_Saving()
73 PHY_SetBBReg(pDM_Odm->Adapter, 0x874, 0x1CC000, pDM_PSTable->Reg874); in ODM_RF_Saving()
74 PHY_SetBBReg(pDM_Odm->Adapter, 0xc70, BIT3, pDM_PSTable->RegC70); in ODM_RF_Saving()
75 PHY_SetBBReg(pDM_Odm->Adapter, 0x85c, 0xFF000000, pDM_PSTable->Reg85C); in ODM_RF_Saving()
76 PHY_SetBBReg(pDM_Odm->Adapter, 0xa74, 0xF000, pDM_PSTable->RegA74); in ODM_RF_Saving()
[all …]
H A Drtl8723b_phycfg.c472 PHY_SetBBReg(Adapter, rTxAGC_A_Rate18_06, bMaskByte0, PowerIndex); in PHY_SetTxPowerIndex()
475 PHY_SetBBReg(Adapter, rTxAGC_A_Rate18_06, bMaskByte1, PowerIndex); in PHY_SetTxPowerIndex()
478 PHY_SetBBReg(Adapter, rTxAGC_A_Rate18_06, bMaskByte2, PowerIndex); in PHY_SetTxPowerIndex()
481 PHY_SetBBReg(Adapter, rTxAGC_A_Rate18_06, bMaskByte3, PowerIndex); in PHY_SetTxPowerIndex()
485 PHY_SetBBReg(Adapter, rTxAGC_A_Rate54_24, bMaskByte0, PowerIndex); in PHY_SetTxPowerIndex()
488 PHY_SetBBReg(Adapter, rTxAGC_A_Rate54_24, bMaskByte1, PowerIndex); in PHY_SetTxPowerIndex()
491 PHY_SetBBReg(Adapter, rTxAGC_A_Rate54_24, bMaskByte2, PowerIndex); in PHY_SetTxPowerIndex()
639 PHY_SetBBReg(Adapter, rFPGA0_RFMOD, bRFMOD, 0x0); in phy_PostSetBwMode8723B()
641 PHY_SetBBReg(Adapter, rFPGA1_RFMOD, bRFMOD, 0x0); in phy_PostSetBwMode8723B()
648 PHY_SetBBReg(Adapter, rFPGA0_RFMOD, bRFMOD, 0x1); in phy_PostSetBwMode8723B()
[all …]
H A Drtl8723b_rf6052.c108 PHY_SetBBReg(Adapter, pPhyReg->rfintfe, bRFSI_RFENV << 16, 0x1); in phy_RF6052_Config_ParaFile()
112 PHY_SetBBReg(Adapter, pPhyReg->rfintfo, bRFSI_RFENV, 0x1); in phy_RF6052_Config_ParaFile()
116 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); /* Set 1 to 4 bits for 825… in phy_RF6052_Config_ParaFile()
119 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 8255… in phy_RF6052_Config_ParaFile()
134 PHY_SetBBReg(Adapter, pPhyReg->rfintfs, bRFSI_RFENV, u4RegValue); in phy_RF6052_Config_ParaFile()
137 PHY_SetBBReg(Adapter, pPhyReg->rfintfs, bRFSI_RFENV << 16, u4RegValue); in phy_RF6052_Config_ParaFile()
H A Dodm_DIG.c51 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_NHM_TH9_TH10_11N, BIT1, 0); in odm_NHMCounterStatisticsReset()
52 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_NHM_TH9_TH10_11N, BIT1, 1); in odm_NHMCounterStatisticsReset()
137 PHY_SetBBReg(pDM_Odm->Adapter, rOFDM0_ECCAThreshold, bMaskByte0, (u8)TH_L2H_dmc); in odm_SearchPwdBLowerBound()
138 PHY_SetBBReg(pDM_Odm->Adapter, rOFDM0_ECCAThreshold, bMaskByte2, (u8)TH_H2L_dmc); in odm_SearchPwdBLowerBound()
237 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_DBG_RPT_11N, bMaskDWord, 0x208); in odm_Adaptivity()
242 PHY_SetBBReg(pDM_Odm->Adapter, rOFDM0_ECCAThreshold, bMaskByte0, 0x7f); in odm_Adaptivity()
243 PHY_SetBBReg(pDM_Odm->Adapter, rOFDM0_ECCAThreshold, bMaskByte2, 0x7f); in odm_Adaptivity()
628 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_OFDM_FA_HOLDC_11N, BIT31, 1); in odm_FalseAlarmCounterStatistics()
630 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_OFDM_FA_RSTD_11N, BIT31, 1); in odm_FalseAlarmCounterStatistics()
665 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_CCK_FA_RST_11N, BIT12, 1); in odm_FalseAlarmCounterStatistics()
[all …]
H A Dodm_RegConfig8723B.c113 PHY_SetBBReg(pDM_Odm->Adapter, Addr, Bitmask, Data); in odm_ConfigBB_AGC_8723B()
153 PHY_SetBBReg(pDM_Odm->Adapter, Addr, Bitmask, Data); in odm_ConfigBB_PHY_8723B()
H A Dodm_CfoTracking.c22 PHY_SetBBReg( in odm_SetCrystalCap()
48 PHY_SetBBReg( in odm_SetATCStatus()
H A Dhal_btcoex.c687 PHY_SetBBReg(padapter, RegAddr, BitMask, Data); in halbtcoutsrc_SetBbReg()
/openbmc/linux/drivers/staging/rtl8723bs/include/
H A Dhal_intf.h335 #define PHY_SetBBReg(Adapter, RegAddr, BitMask, Data) rtw_hal_write_bbreg((Adapter), (RegAddr), (Bi… macro
339 #define PHY_SetMacReg PHY_SetBBReg