Searched refs:PCID (Results 1 – 6 of 6) sorted by relevance
| /openbmc/linux/arch/mips/pci/ |
| H A D | fixup-malta.c | 10 #define PCID 4 macro
28 {0, 0, 0, 0, PCID }, /* 10: PIIX4 USB */
36 {0, PCIA, PCIB, PCIC, PCID }, /* 18: PCI Slot 1 */
37 {0, PCIB, PCIC, PCID, PCIA }, /* 19: PCI Slot 2 */
38 {0, PCIC, PCID, PCIA, PCIB }, /* 20: PCI Slot 3 */
39 {0, PCID, PCIA, PCIB, PCIC } /* 21: PCI Slot 4 */
|
| H A D | fixup-lemote2f.c | 26 #define PCID 7 macro
40 {0, PCID, 0, 0, 0}, /* 20: 3-ports nec usb */
41 {0, PCIA, PCIB, PCIC, PCID}, /* 21: PCI-SLOT */
|
| /openbmc/linux/Documentation/arch/x86/ |
| H A D | pti.rst | 95 d. Process Context IDentifiers (PCID) is a CPU feature that
100 PCID support, the context switch code must flush both the user
101 and kernel entries out of the TLB. The user PCID TLB flush is
103 See intel.com/sdm for the gory PCID/INVPCID details.
116 g. On systems without PCID support, each CR3 write flushes
122 can only be flushed from the TLB for the current PCID. When
125 write upon the next use of every PCID.
192 the wrong PCID, or otherwise missing an invalidation.
|
| /openbmc/linux/arch/x86/kvm/ |
| H A D | cpuid.c | 605 F(PCID) | 0 /* Reserved, DCA */ | F(XMM4_1) | in kvm_set_cpu_caps()
|
| /openbmc/linux/arch/x86/kvm/vmx/ |
| H A D | vmx.c | 7681 cr4_fixed1_update(X86_CR4_PCIDE, ecx, feature_bit(PCID)); in nested_vmx_cr_fixed1_bits_update()
|
| /openbmc/linux/Documentation/admin-guide/ |
| H A D | kernel-parameters.txt | 3873 nopcid [X86-64] Disable the PCID cpu feature.
|