Home
last modified time | relevance | path

Searched refs:PCH_PP_STATUS (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dreg.h138 #define PCH_PP_STATUS _MMIO(0xc7200) macro
H A Dhandlers.c57 #define PCH_PP_STATUS _MMIO(0xc7200) macro
378 vgpu_vreg_t(vgpu, PCH_PP_STATUS) |= PP_ON; in pch_pp_control_mmio_write()
379 vgpu_vreg_t(vgpu, PCH_PP_STATUS) |= PP_SEQUENCE_STATE_ON_IDLE; in pch_pp_control_mmio_write()
380 vgpu_vreg_t(vgpu, PCH_PP_STATUS) &= ~PP_SEQUENCE_POWER_DOWN; in pch_pp_control_mmio_write()
381 vgpu_vreg_t(vgpu, PCH_PP_STATUS) &= ~PP_CYCLE_DELAY_ACTIVE; in pch_pp_control_mmio_write()
384 vgpu_vreg_t(vgpu, PCH_PP_STATUS) &= in pch_pp_control_mmio_write()
/openbmc/u-boot/drivers/video/
H A Di915_reg.h299 #define PCH_PP_STATUS 0xc7200 macro
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c378 MMIO_D(PCH_PP_STATUS); in iterate_generic_mmio()
/openbmc/linux/drivers/pci/
H A Dquirks.c3913 #define PCH_PP_STATUS 0xc7200 macro
3947 val = ioread32(mmio_base + PCH_PP_STATUS); in reset_ivb_igd()