Home
last modified time | relevance | path

Searched refs:PA_UTCL1_CNTL2__SPARE5__SHIFT (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1914 #define PA_UTCL1_CNTL2__SPARE5__SHIFT macro
H A Dgc_9_2_1_sh_mask.h1769 #define PA_UTCL1_CNTL2__SPARE5__SHIFT macro
H A Dgc_9_1_sh_mask.h1772 #define PA_UTCL1_CNTL2__SPARE5__SHIFT macro
H A Dgc_9_4_3_sh_mask.h1873 #define PA_UTCL1_CNTL2__SPARE5__SHIFT macro
H A Dgc_9_4_2_sh_mask.h15296 #define PA_UTCL1_CNTL2__SPARE5__SHIFT macro