Home
last modified time | relevance | path

Searched refs:PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_sh_mask.h7947 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK 0x1 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2050 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_9_1_sh_mask.h1906 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_9_2_1_sh_mask.h1921 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_9_4_3_sh_mask.h2025 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_9_4_2_sh_mask.h15446 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_11_0_0_sh_mask.h24331 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_10_1_0_sh_mask.h7628 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_11_0_3_sh_mask.h26683 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro
H A Dgc_10_3_0_sh_mask.h7949 #define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK macro