Home
last modified time | relevance | path

Searched refs:PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h5621 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT 0x00000005 macro
H A Dgfx_7_2_sh_mask.h5676 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT 0x5 macro
H A Dgfx_8_0_sh_mask.h6464 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT 0x5 macro
H A Dgfx_8_1_sh_mask.h6998 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT 0x5 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1633 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT macro
H A Dgc_9_2_1_sh_mask.h1459 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT macro
H A Dgc_9_4_3_sh_mask.h1563 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT macro
H A Dgc_11_0_3_sh_mask.h7753 #define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL__SHIFT macro