Home
last modified time | relevance | path

Searched refs:OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_sh_mask.h14339 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_0_3_sh_mask.h14448 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_0_1_sh_mask.h23156 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_2_1_0_sh_mask.h27570 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_2_1_sh_mask.h24573 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_1_0_sh_mask.h21704 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_1_2_sh_mask.h29483 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_1_5_sh_mask.h27508 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_1_6_sh_mask.h30249 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h26504 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_1_4_sh_mask.h31416 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h30035 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h30920 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro
H A Ddcn_3_2_0_sh_mask.h24570 #define OTG0_OTG_CONTROL__OTG_FIELD_NUMBER_CNTL__SHIFT macro