Home
last modified time | relevance | path

Searched refs:OR_SCY_15_CLK (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/include/
H A Dmpc8xx.h251 #define OR_SCY_15_CLK 0x000000F0 /* 15 clock cycles wait states */ macro
/openbmc/linux/arch/powerpc/include/asm/
H A D8xx_immap.h142 #define OR_SCY_15_CLK 0x000000f0 /* 15 clock cycles wait states */ macro