Home
last modified time | relevance | path

Searched refs:MVP_CONTROL1__MVP_30BPP_EN__SHIFT (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7794 #define MVP_CONTROL1__MVP_30BPP_EN__SHIFT 0x0000001c macro
H A Ddce_8_0_sh_mask.h10272 #define MVP_CONTROL1__MVP_30BPP_EN__SHIFT 0x1c macro
H A Ddce_10_0_sh_mask.h9970 #define MVP_CONTROL1__MVP_30BPP_EN__SHIFT 0x1c macro
H A Ddce_11_0_sh_mask.h9664 #define MVP_CONTROL1__MVP_30BPP_EN__SHIFT 0x1c macro
H A Ddce_11_2_sh_mask.h10942 #define MVP_CONTROL1__MVP_30BPP_EN__SHIFT 0x1c macro