Home
last modified time | relevance | path

Searched refs:MSR_IA32_MISC_ENABLE (Results 1 – 25 of 25) sorted by relevance

/openbmc/linux/arch/x86/kernel/acpi/
H A Dsleep.c98 if (!rdmsr_safe(MSR_IA32_MISC_ENABLE, in x86_acpi_suspend_lowlevel()
101 !wrmsr_safe(MSR_IA32_MISC_ENABLE, in x86_acpi_suspend_lowlevel()
/openbmc/linux/drivers/cpufreq/
H A De_powersaver.c228 rdmsrl(MSR_IA32_MISC_ENABLE, val); in eps_cpu_init()
231 wrmsrl(MSR_IA32_MISC_ENABLE, val); in eps_cpu_init()
233 rdmsrl(MSR_IA32_MISC_ENABLE, val); in eps_cpu_init()
H A Dspeedstep-centrino.c381 rdmsr(MSR_IA32_MISC_ENABLE, l, h); in centrino_cpu_init()
386 wrmsr(MSR_IA32_MISC_ENABLE, l, h); in centrino_cpu_init()
389 rdmsr(MSR_IA32_MISC_ENABLE, l, h); in centrino_cpu_init()
H A Dacpi-cpufreq.c85 rdmsr_on_cpu(cpu, MSR_IA32_MISC_ENABLE, &lo, &hi); in boost_state()
106 msr_addr = MSR_IA32_MISC_ENABLE; in boost_set_msr()
H A Dintel_pstate.c601 rdmsrl(MSR_IA32_MISC_ENABLE, misc_en); in update_turbo_state()
/openbmc/linux/arch/x86/power/
H A Dcpu.c127 ctxt->misc_enable_saved = !rdmsrl_safe(MSR_IA32_MISC_ENABLE, in __save_processor_state()
200 wrmsrl(MSR_IA32_MISC_ENABLE, ctxt->misc_enable); in __restore_processor_state()
/openbmc/linux/tools/testing/selftests/kvm/x86_64/
H A Dmonitor_mwait_test.c122 vcpu_set_msr(vcpu, MSR_IA32_MISC_ENABLE, in main()
/openbmc/linux/drivers/thermal/intel/
H A Dtherm_throt.c730 rdmsr(MSR_IA32_MISC_ENABLE, l, h); in intel_init_thermal()
807 rdmsr(MSR_IA32_MISC_ENABLE, l, h); in intel_init_thermal()
808 wrmsr(MSR_IA32_MISC_ENABLE, l | MSR_IA32_MISC_ENABLE_TM1, h); in intel_init_thermal()
/openbmc/linux/arch/x86/kernel/cpu/
H A Dintel.c274 if (msr_clear_bit(MSR_IA32_MISC_ENABLE, in early_init_intel()
371 rdmsrl(MSR_IA32_MISC_ENABLE, misc_enable); in early_init_intel()
521 if (msr_set_bit(MSR_IA32_MISC_ENABLE, in intel_workarounds()
652 rdmsr(MSR_IA32_MISC_ENABLE, l1, l2); in init_intel()
H A Daperfmperf.c102 err = rdmsrl_safe(MSR_IA32_MISC_ENABLE, &misc_en); in turbo_disabled()
/openbmc/linux/arch/x86/realmode/rm/
H A Dwakeup_asm.S103 movl $MSR_IA32_MISC_ENABLE, %ecx
/openbmc/linux/arch/x86/kernel/
H A Dverify_cpu.S93 movl $MSR_IA32_MISC_ENABLE, %ecx
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dcpu.c548 msr = msr_read(MSR_IA32_MISC_ENABLE); in configure_misc()
552 msr_write(MSR_IA32_MISC_ENABLE, msr); in configure_misc()
/openbmc/qemu/target/i386/tcg/sysemu/
H A Dmisc_helper.c287 case MSR_IA32_MISC_ENABLE: in helper_wrmsr()
461 case MSR_IA32_MISC_ENABLE: in helper_rdmsr()
/openbmc/linux/tools/power/x86/x86_energy_perf_policy/
H A Dx86_energy_perf_policy.c1197 get_msr(cpu, MSR_IA32_MISC_ENABLE, &msr); in update_cpu_msrs()
1204 put_msr(cpu, MSR_IA32_MISC_ENABLE, msr); in update_cpu_msrs()
1215 put_msr(cpu, MSR_IA32_MISC_ENABLE, msr); in update_cpu_msrs()
/openbmc/u-boot/arch/x86/include/asm/
H A Dmsr-index.h407 #define MSR_IA32_MISC_ENABLE 0x000001a0 macro
/openbmc/linux/tools/arch/x86/include/asm/
H A Dmsr-index.h829 #define MSR_IA32_MISC_ENABLE 0x000001a0 macro
/openbmc/linux/arch/x86/include/asm/
H A Dmsr-index.h852 #define MSR_IA32_MISC_ENABLE 0x000001a0 macro
/openbmc/linux/arch/x86/kernel/cpu/mce/
H A Dcore.c826 u64 misc_enable = mce_rdmsrl(MSR_IA32_MISC_ENABLE); in quirk_skylake_repmov()
848 mce_wrmsrl(MSR_IA32_MISC_ENABLE, misc_enable); in quirk_skylake_repmov()
/openbmc/linux/arch/x86/events/intel/
H A Dp4.c1375 rdmsr(MSR_IA32_MISC_ENABLE, low, high); in p4_pmu_init()
/openbmc/qemu/target/i386/kvm/
H A Dkvm.c2533 case MSR_IA32_MISC_ENABLE: in kvm_get_supported_msrs()
3915 kvm_msr_entry_add(cpu, MSR_IA32_MISC_ENABLE, in kvm_put_msrs()
4394 kvm_msr_entry_add(cpu, MSR_IA32_MISC_ENABLE, 0); in kvm_get_msrs()
4734 case MSR_IA32_MISC_ENABLE: in kvm_get_msrs()
/openbmc/qemu/target/i386/hvf/
H A Dx86_emu.c724 case MSR_IA32_MISC_ENABLE: in simulate_rdmsr()
/openbmc/qemu/target/i386/
H A Dcpu.h458 #define MSR_IA32_MISC_ENABLE 0x1a0 macro
/openbmc/linux/arch/x86/kvm/
H A Dx86.c1532 MSR_IA32_MISC_ENABLE,
3750 case MSR_IA32_MISC_ENABLE: { in kvm_set_msr_common()
4171 case MSR_IA32_MISC_ENABLE: in kvm_get_msr_common()
/openbmc/linux/tools/power/x86/turbostat/
H A Dturbostat.c5347 if (!get_msr(base_cpu, MSR_IA32_MISC_ENABLE, &msr)) in decode_misc_enable_msr()