Home
last modified time | relevance | path

Searched refs:MSR_FE0 (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/arch/powerpc/include/asm/
H A Dprocessor.h291 .fpexc_mode = MSR_FE0 | MSR_FE1, \
299 .fpexc_mode = MSR_FE0 | MSR_FE1, \
343 return ((msr_bits & MSR_FE0) >> 10) | ((msr_bits & MSR_FE1) >> 8); in __unpack_fe01()
348 return ((fpmode << 10) & MSR_FE0) | ((fpmode << 8) & MSR_FE1); in __pack_fe01()
H A Dreg.h99 #define MSR_FE0 __MASK(MSR_FE0_LG) /* Floating Exception mode 0 */ macro
/openbmc/qemu/target/ppc/
H A Dcpu_init.c2250 (1ull << MSR_FE0) |
2289 (1ull << MSR_FE0) |
2341 (1ull << MSR_FE0) |
2411 (1ull << MSR_FE0) |
2450 (1ull << MSR_FE0) |
2492 (1ull << MSR_FE0) | in POWERPC_FAMILY()
2590 (1ull << MSR_FE0) | in POWERPC_FAMILY()
2630 (1ull << MSR_FE0) | in POWERPC_FAMILY()
2784 (1ull << MSR_FE0) | in POWERPC_FAMILY()
3062 (1ull << MSR_FE0) | in POWERPC_FAMILY()
[all …]
H A Dcpu.h448 #define MSR_FE0 PPC_BIT_NR(52) /* Floating point exception mode 0 */ macro
498 FIELD(MSR, FE0, MSR_FE0, 1)
H A Dfpu_helper.c53 return (env->msr & ((1U << MSR_FE0) | (1U << MSR_FE1))) != 0; in fp_exceptions_enabled()
/openbmc/linux/arch/powerpc/kernel/
H A Dsignal_64.c387 regs_set_return_msr(regs, regs->msr & ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)); in __unsafe_restore_sigcontext()
506 regs_set_return_msr(regs, regs->msr & ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX)); in restore_tm_sigcontexts()
H A Dsignal_32.c536 regs_set_return_msr(regs, regs->msr & ~(MSR_FP | MSR_FE0 | MSR_FE1)); in restore_user_regs()
617 regs_set_return_msr(regs, regs->msr & ~(MSR_FP | MSR_FE0 | MSR_FE1)); in restore_tm_user_regs()
H A Dprocess.c159 msr &= ~(MSR_FP|MSR_FE0|MSR_FE1); in __giveup_fpu()
2052 regs_set_return_msr(regs, (regs->msr & ~(MSR_FE0|MSR_FE1)) in set_fpexc_mode()
H A Dexceptions-64s.S2655 ori r10,r10,(MSR_FP|MSR_FE0|MSR_FE1)
2656 xori r10,r10,(MSR_FE0|MSR_FE1)
/openbmc/linux/arch/powerpc/kvm/
H A Dbook3s_pr.c238 smsr &= MSR_FE0 | MSR_FE1 | MSR_SF | MSR_SE | MSR_BE | MSR_LE | in kvmppc_recalc_shadow_msr()
241 smsr &= MSR_FE0 | MSR_FE1 | MSR_SF | MSR_SE | MSR_BE | MSR_LE; in kvmppc_recalc_shadow_msr()
591 to_book3s(vcpu)->msr_mask &= ~(MSR_FE0 | MSR_FE1); in kvmppc_set_pvr_pr()
/openbmc/u-boot/arch/powerpc/include/asm/
H A Dprocessor.h31 #define MSR_FE0 (1<<11) /* Floating Exception mode 0 */ macro