Home
last modified time | relevance | path

Searched refs:MSR_C_STATE_LATENCY_CONTROL_5 (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/x86/include/asm/
H A Dmsr-index.h170 #define MSR_C_STATE_LATENCY_CONTROL_5 0x635 macro
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dcpu.c541 msr_write(MSR_C_STATE_LATENCY_CONTROL_5, msr); in configure_c_states()