Home
last modified time | relevance | path

Searched refs:MPLL_SEQ_UCODE_1__INSTR6__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_sh_mask.h11483 #define MPLL_SEQ_UCODE_1__INSTR6__SHIFT 0x00000018 macro
H A Dgmc_7_1_sh_mask.h9416 #define MPLL_SEQ_UCODE_1__INSTR6__SHIFT 0x18 macro
H A Dgmc_8_1_sh_mask.h10328 #define MPLL_SEQ_UCODE_1__INSTR6__SHIFT 0x18 macro