Home
last modified time | relevance | path

Searched refs:MPLL_CONTROL__DQ_0_1_PLL_RESET__SHIFT (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_sh_mask.h11335 #define MPLL_CONTROL__DQ_0_1_PLL_RESET__SHIFT 0x00000016 macro
H A Dgmc_7_1_sh_mask.h9574 #define MPLL_CONTROL__DQ_0_1_PLL_RESET__SHIFT 0x16 macro
H A Dgmc_8_1_sh_mask.h10488 #define MPLL_CONTROL__DQ_0_1_PLL_RESET__SHIFT 0x16 macro