Home
last modified time | relevance | path

Searched refs:MIPS_DSP_ACC (Results 1 – 4 of 4) sorted by relevance

/openbmc/qemu/target/mips/tcg/
H A Dtranslate.h188 extern TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC];
H A Dtranslate.c1204 TCGv cpu_HI[MIPS_DSP_ACC], cpu_LO[MIPS_DSP_ACC];
15521 for (unsigned i = 0; i < MIPS_DSP_ACC; i++) { in mips_tcg_init()
/openbmc/qemu/target/mips/sysemu/
H A Dmachine.c88 VMSTATE_UINTTL_ARRAY(HI, TCState, MIPS_DSP_ACC),
89 VMSTATE_UINTTL_ARRAY(LO, TCState, MIPS_DSP_ACC),
90 VMSTATE_UINTTL_ARRAY(ACX, TCState, MIPS_DSP_ACC),
/openbmc/qemu/target/mips/
H A Dcpu.h132 #define MIPS_DSP_ACC 4 macro
472 target_ulong HI[MIPS_DSP_ACC];
473 target_ulong LO[MIPS_DSP_ACC];
474 target_ulong ACX[MIPS_DSP_ACC];