Home
last modified time | relevance | path

Searched refs:MEM_CTLR (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/x86/cpu/quark/
H A Dsmc.c76 dtr0 = msg_port_read(MEM_CTLR, DTR0); in prog_ddr_timing_control()
77 dtr1 = msg_port_read(MEM_CTLR, DTR1); in prog_ddr_timing_control()
78 dtr2 = msg_port_read(MEM_CTLR, DTR2); in prog_ddr_timing_control()
79 dtr3 = msg_port_read(MEM_CTLR, DTR3); in prog_ddr_timing_control()
80 dtr4 = msg_port_read(MEM_CTLR, DTR4); in prog_ddr_timing_control()
166 msg_port_write(MEM_CTLR, DTR0, dtr0); in prog_ddr_timing_control()
167 msg_port_write(MEM_CTLR, DTR1, dtr1); in prog_ddr_timing_control()
168 msg_port_write(MEM_CTLR, DTR2, dtr2); in prog_ddr_timing_control()
218 msg_port_write(MEM_CTLR, DRP, drp); in prog_decode_before_jedec()
241 msg_port_write(MEM_CTLR, DRMC, in perform_ddr_reset()
[all …]
H A Dmrc_util.c82 dco = msg_port_read(MEM_CTLR, DCO); in select_mem_mgr()
84 msg_port_write(MEM_CTLR, DCO, dco); in select_mem_mgr()
96 dco = msg_port_read(MEM_CTLR, DCO); in select_hte()
98 msg_port_write(MEM_CTLR, DCO, dco); in select_hte()
111 msg_port_setup(MSG_OP_DRAM_INIT, MEM_CTLR, 0); in dram_init_command()
113 DPF(D_REGWR, "WR32 %03X %08X %08X\n", MEM_CTLR, 0, data); in dram_init_command()
121 msg_port_setup(MSG_OP_DRAM_WAKE, MEM_CTLR, 0); in dram_wake_command()
H A Dmrc_util.h44 #define MEM_CTLR 0x01 macro