Home
last modified time | relevance | path

Searched refs:MC_REGISTERS_TABLE_34__data_1_value_0__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1368 #define MC_REGISTERS_TABLE_34__data_1_value_0__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3346 #define MC_REGISTERS_TABLE_34__data_1_value_0__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h3350 #define MC_REGISTERS_TABLE_34__data_1_value_0__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h3574 #define MC_REGISTERS_TABLE_34__data_1_value_0__SHIFT 0x0 macro