Home
last modified time | relevance | path

Searched refs:MC_REGISTERS_TABLE_33__data_0_value_15__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1366 #define MC_REGISTERS_TABLE_33__data_0_value_15__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3344 #define MC_REGISTERS_TABLE_33__data_0_value_15__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h3348 #define MC_REGISTERS_TABLE_33__data_0_value_15__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h3572 #define MC_REGISTERS_TABLE_33__data_0_value_15__SHIFT 0x0 macro