Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7654 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT 0x00000003 macro
H A Ddce_8_0_sh_mask.h3208 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT 0x3 macro
H A Ddce_10_0_sh_mask.h3130 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT 0x3 macro
H A Ddce_11_0_sh_mask.h3200 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT 0x3 macro
H A Ddce_11_2_sh_mask.h3448 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT 0x3 macro
H A Ddce_12_0_sh_mask.h9273 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h21270 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h43258 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro
H A Ddcn_1_0_sh_mask.h40024 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h42540 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h48767 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h49136 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON__SHIFT … macro