Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7635 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000L macro
H A Ddce_8_0_sh_mask.h3223 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_10_0_sh_mask.h3145 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_11_0_sh_mask.h3215 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_11_2_sh_mask.h3463 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK 0xff000000 macro
H A Ddce_12_0_sh_mask.h9295 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h21292 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro
H A Ddcn_2_1_0_sh_mask.h43280 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro
H A Ddcn_1_0_sh_mask.h40046 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro
H A Ddcn_3_0_2_sh_mask.h42562 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro
H A Ddcn_2_0_0_sh_mask.h48789 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro
H A Ddcn_3_0_0_sh_mask.h49158 #define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK … macro